News
Wepropose a low-complexity Volterra RTL design to achieve 212Gbit/s PAM4 1km transmission and real-time FPGA-based 29.4912 Gbit/s 25 km PAM4 transmission. The design saves $75.3 \\%$ of DSP and ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback