Abstract: This work presents an SRAM-based analog reconfigurable computing-in-memory macro with 409.6-GOPS throughput and 460.22-TOPS/W energy efficiency. The proposed reconfigurable macro supports $1 ...
Abstract: This paper presents a comparative study of delay, power consumption, area efficiency, and a review of six different architectures of adders, namely Brent-Kung, Ladner-Fischer, Han-Carlson, ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback