In this paper an optimized power gating design on a 55-nm Static Random Access Memory (SRAM) compiler is presented. Two low leakage modes: retention and sleep mode are discussed. The arrangement of ...
Results that may be inaccessible to you are currently showing.
Hide inaccessible results
Feedback